



UNITED STATES PATENT AND TRADEMARK OFFICE

A

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/772,585	02/06/2004	Tetsuro Asano	492322017600	2331
25227	7590	01/25/2006	EXAMINER	
MORRISON & FOERSTER LLP 1650 TYSONS BOULEVARD SUITE 300 MCLEAN, VA 22102			SCHILLINGER, LAURA M	
			ART UNIT	PAPER NUMBER
			2813	

DATE MAILED: 01/25/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/772,585

Applicant(s)

ASANO ET AL.

Examiner

Laura M. Schillinger

Art Unit

2813

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☐ Responsive to communication(s) filed on 06 October 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-40 is/are pending in the application.
- 4a) Of the above claim(s) 2 and 10-40 is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1 and 3-9 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date 7/6/04.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____.

DETAILED ACTION

Election/Restrictions

Claims 2, 10-40 are withdrawn from further consideration pursuant to 37 CFR 1.142(b), as being drawn to a nonelected claims, there being no allowable generic or linking claim.

Applicant timely traversed the restriction (election) requirement in the reply filed on 9/20/05.

Applicant's election with traverse of claims 1, 3-9 in the reply filed on 9/20/05 is acknowledged. The traversal is on the ground(s) that claim 1 is generic. This is not found persuasive because claim 1 is not generic to all claims and therefore cannot constitute a generic claim- a generic claim fails to possess any mutually exclusive characteristic from the other species, claim 1 does possess mutually exclusive characteristics as specified in the Examiner's restriction requirement.

The requirement is still deemed proper and is therefore made FINAL.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claim 3 recites the limitation " the semiconductor device without the protecting element " in the last line. There is insufficient antecedent basis for this limitation in the claim.

Claim 3 is rejected under 35 U.S.C. 112, second paragraph, as being incomplete for omitting essential structural cooperative relationships of elements, such omission amounting to a

gap between the necessary structural connections. See MPEP § 2172.01. The omitted structural cooperative relationships are: the semiconductor device without the protecting element.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1, 4-9 are rejected under 35 U.S.C. 102(b) as being anticipated by Tohyama ('323).

Tohyama teaches the following claim limitations as cited below:

1. A semiconductor device comprising;
a substrate (Fig. 8 (2));
a plurality of electrodes provided for an operating region formed in the substrate (Fig. 8 (8A and 8B));
a plurality of electrode pads formed on the substrate and each connected to a corresponding electrode of the operating region (Fig. 8 (bonding pad));
a plurality of wiring connections between one of the electrodes and a corresponding electrode pad (Fig. 8 (6)); and
a protecting element formed along each of the wiring connections and comprising a first high concentration impurity region (7), a second high concentration impurity region (6) and an

insulating region between the first and second high concentration impurity regions (3), the protecting element being connected between two electrodes of the plurality of electrodes (8A and B) (Fig.8).

4. The semiconductor device of claim 1 or 2, wherein each of the protecting elements is disposed adjacent one of the electrode pads (Fig.8).

5. The semiconductor device of claim 1 or 2, wherein one of the first and second high concentration impurity regions is connected to part of one of the electrode pads or part of a metal wiring connection connected to one of the electrodes (Fig.8 (7 or 5)).

6 The semiconductor device of claim 1 or 2, wherein one of the first and second high concentration impurity regions is connected to one of the wiring connections (Fig.8 (7 or 5)).

7. The semiconductor device of claim 1 or 2, further comprising a third high concentration impurity region disposed at a periphery of one of the electrode pads, wherein one of the first and second high concentration impurity regions comprises part of the third high concentration impurity region (Fig.8 (7))- this region can be considered both the second and third concentration region since the second comprises the third).

Art Unit: 2813

8. The semiconductor device of claim 1 or 2, wherein one of the wiring connections comprises a resistor (Fig.7 (4)).


9. The semiconductor device of claim 1 or 2, wherein one of the first and second high concentration impurity regions comprises part of one of the wiring connections (Fig.8 (7 or 5)).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Laura M. Schillinger whose telephone number is (571) 272-1697. The examiner can normally be reached on M-T, R-F 7:00-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Carl W. Whitehead, Jr. can be reached on (571) 272-1702. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Laura M Schillinger
Primary Examiner
Art Unit 2813

01/22/06